		·
	Application No.	Applicant(s)
	10/658,781	ISHIKAWA ET AL.
Notice of Allowability	Examiner	Art Unit
	Eugene Lee	2815
The MAILING DATE of this communication apperation apperation allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85) NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RI of the Office or upon petition by the applicant. See 37 CFR 1.313	(OR REMAINS) CLOSED in this app or other appropriate communication GHTS. This application is subject to	olication. If not included will be mailed in due course. THIS
1. X This communication is responsive to 1/6/05.	<i>,</i> '	
2. The allowed claim(s) is/are <u>1-8</u> .		
3. \boxtimes The drawings filed on <u>06 January 2005</u> are accepted by the	e Examiner.	
4.		
Attachment(s) 1. Notice of References Cited (PTO-892) 2. Notice of Draftperson's Patent Drawing Review (PTO-948) 3. Information Disclosure Statements (PTO-1449 or PTO/SB/O Paper No./Mail Date 4. Examiner's Comment Regarding Requirement for Deposit of Biological Material	6. Interview Summary Paper No./Mail Da 7. Examiner's Amenda 8. Examiner's Statema 9. Other	te ment/Comment ent of Reasons for Allowance
	TOA	oms (vooms BANDHT RAMINER

DETAILED ACTION

Specification

1. The disclosure is objected to because of the following informalities: on page 7, line 5, the word "diffused" is misspelled.

Appropriate correction is required.

Allowable Subject Matter

2. Claims 1 thru 8 are allowed. The following is an examiner's statement of reasons for allowance: The references of record, either singularly or in combination, do not teach or suggest at least a semiconductor device, comprising: a well region, a field effect transistor, a diffused region, formed across the well region for applying a back gate potential to the well region, and forming a PN diode junction together with a periphery of said diffused region wherein the field effect transistor and the PN diode junction are connected between terminals (claims 1-6).

Regarding claims 7, and 8, the references of record, either singularly or in combination, do not teach or suggest at least a semiconductor device, comprising: an internal circuit, and a protection circuit, connected between the terminals for protecting the internal circuit, wherein the protection circuit includes: a first element, having a response to a potential difference pulse between terminals of said first element of a rising edge of current equivalent to that of a diode; and a second element, having an impedance equivalent to that of a transistor after the rising edge of current response of said first element.

The cited art, Ker et al. 6,573,566 B2, discloses a semiconductor device comprising a PN junction wherein regions 152, 154 form a PN junction. However, regions 152, 154 function

Art Unit: 2815

together as one electrode such as a cathode or anode rather than the regions 152, 154 functioning as a diode with two separate electrodes. The previously cited art does not disclose a PN diode junction together with a periphery of said diffused region.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

INFORMATION ON HOW TO CONTACT THE USPTO

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Eugene Lee whose telephone number is 571-272-1733. The examiner can normally be reached on M-F 8-5.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas can be reached on 571-272-1664. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Art Unit: 2815

Eugene Lee March 17, 2005

TOM THOMAS

SUPERVISORY PATENT EXAMINER